VaWiRAM: a variable width random access memory module

نویسنده

  • Lizy Kurian John
چکیده

In this paper, we present the design of a variable width RAM (VaWiRAM) which will be extremely useful in building exible memory systems. Principles of dynamic reconngurability of programmable logic and programmable interconnect is incorporated into random access memories to achieve this exibility. The chip can be reconngured by setting a few conngura-tion pins on the memory chip. A VaWiRAM reconng-urable between widths 1 and W max can be constructed with the extra cost of W max ? 1 pass gates, W max 2 2-to-1 multiplexers, and dlog 2 log 2 (k) + 1]e mode pins. The paper discusses the architecture of the proposed VaWiRAMs, and analyzes the trade-oos in their design .

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Ultra High Speed Packet Buffering using “Parallel Packet Buffer”

Modern switches and routers often use dynamic RAM (DRAM) in order to provide large buffer storage space. However, the effective bandwidth of DRAM is frequently a limiting factor in the design of high-speed switches and routers. The focus of this paper is to introduce a packet-buffering architecture called the parallel packet buffering (PPB), which increases the effective memory bandwidth signif...

متن کامل

Memory Organization for Low-Energy Processor-Based Application-Specific Systems

This paper presents a novel low-energymemory design technique based on variable analysis for on-chip data memory (RAM) in application-specific systems, which called VAbM technique. It targets the exploitation of both data locality and effective data width of variables to reduce energy consumed by data transfer and storage. Variables with higher access frequency and smaller effective data width ...

متن کامل

Formal Analysis of Memory Contention in a Multiprocessor System

Multi-core processors along with multi-module memories are extensively being used in high performance computers these days. One of the main performance evaluation metrics in such configurations is the memory contention problem and its effect on the overall memory access time. Usually, this problem is analyzed using simulation or numerical methods. However, these methods either cannot guarantee ...

متن کامل

Ee230: Solution to Homework Assignment 1

a. Paul Gray b. Abstract A pipelined, 13-bit, 250-ksample/s (ks/s), 5-V, analog-to-digital (A/D) converter has been designed and fabricated in a 3-μm, CMOS technology. Monotonicity is achieved using a reference-feedforward correction technique instead of (self-) calibration of trimming to minimize the overall cost. The prototype converter requires 3400 mil 2 , and consumes 15 mW c. Design of a ...

متن کامل

Energy Efficient Novel Design of Static Random Access Memory Memory Cell in Quantum-dot Cellular Automata Approach

This paper introduces a peculiar approach of designing Static Random Access Memory (SRAM) memory cell in Quantum-dot Cellular Automata (QCA) technique. The proposed design consists of one 3-input MG, one 5-input MG in addition to a (2×1) Multiplexer block utilizing the loop-based approach. The simulation results reveals the excellence of the proposed design. The proposed SRAM cell achieves 16% ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1996